
INTEGRATED CIRCUITS



Product specification Supersedes data of 2001 Oct 02

2004 Nov 22



CONTEN	TS	8	LIMITING VALUES
1	FEATURES	9	HANDLING
2	GENERAL DESCRIPTION	10	DC CHARACTERISTICS
	ORDERING INFORMATION	11	AC CHARACTERISTICS
3	BLOCK DIAGRAM	11.1 11.2	Typical supply current characteristics Typical characteristics of LCD outputs
5	PINNING	12	APPLICATION INFORMATION
6	FUNCTIONAL DESCRIPTION	12.1	Chip-on-glass cascadability in single plane
6.1	Power-on reset	13	BONDING PAD INFORMATION
6.2 6.3 6.4	LCD bias generator LCD voltage selector LCD drive mode waveforms	14	TRAY INFORMATION: PCF8576CU and PCF8576CU/2
6.5	Oscillator	15	PACKAGE OUTLINES
6.5.1	Internal clock	16	SOLDERING
6.5.2 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13 6.14 6.15 6.16 7	External clock Timing Display latch Shift register Segment outputs Backplane outputs Display RAM Data pointer Subaddress counter Output bank selector Input bank selector Blinker CHARACTERISTICS OF THE I ² C-BUS	16.1 16.2 16.3 16.4 16.5 17 18 19 20	Introduction to soldering surface mount packages Reflow soldering Wave soldering Manual soldering Suitability of surface mount IC packages for wave and reflow soldering methods DATA SHEET STATUS DEFINITIONS DISCLAIMERS PURCHASE OF PHILIPS I ² C COMPONENTS
7.1 7.2 7.3 7.4 7.5 7.6	Bit transfer (see Fig.12) START and STOP conditions (see Fig.13) System configuration (see Fig.14) Acknowledge (see Fig.15) PCF8576C I ² C-bus controller Input filters		

- 7.7 I²C-bus protocol
- 7.8 Command decoder
- 7.9 Display controller
- 7.10 Cascaded operation

PCF8576C

1 FEATURES

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or 2/3/4 backplane multiplexing
- Selectable display bias configuration: static, ¹/₂ or ¹/₃
- Internal LCD bias generation with voltage-follower buffers
- 40 segment drives: up to twenty 8-segment numeric characters; up to ten 15-segment alphanumeric characters; or any graphics of up to 160 elements
- 40×4 -bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- · LCD and logic supplies may be separated
- Wide power supply range: from 2 V for low-threshold LCDs and up to 6 V for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs.

A 9 V version is also available on request.

- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- I²C-bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers



- May be cascaded for large LCD applications (up to 2560 segments possible)
- Cascadable with 24-segment LCD driver PCF8566
- Optimized pinning for plane wiring in both and multiple PCF8576C applications
- Space-saving 56-lead plastic very small outline package (VSO56) or 64-lead low profile quad flat package (LQFP64)
- No external components
- Compatible with chip-on-glass technology
- Manufactured in silicon gate CMOS process.

2 GENERAL DESCRIPTION


The PCF8576C is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 40 segments and can easily be cascaded for larger LCD applications. The PCF8576C is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional I²C-bus. Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

3 ORDERING INFORMATION

TYPE NUMBER	PACKAGE						
	NAME	DESCRIPTION	VERSION				
PCF8576CT	VSO56	plastic very small outline package; 56 leads	SOT190-1				
PCF8576CU	-	chip in tray	—				
PCF8576CU/2	_	chip with bumps in tray	—				
PCF8576CU/10	FFC	chip-on-film frame carrier	—				
PCF8576CU/12	FFC	FC chip with bumps on film frame carrier					
PCF8576CH	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				

PCF8576C





2004 Nov 22

_

4


PCF8576C


5 PINNING

SYMDOL		PIN	DESCRIPTION	
SYMBOL	SOT190-1	SOT314-2	- DESCRIPTION	
SDA	1	10	I ² C-bus serial data input/output	
SCL	2	11	I ² C-bus serial clock input	
SYNC	3	12	cascade synchronization input/output	
CLK	4	13	external clock input	
V _{DD}	5	14	supply voltage	
OSC	6	15	oscillator input	
A0 to A2	7 to 9	16 to 18	I ² C-bus subaddress inputs	
SA0	10	19	I ² C-bus slave address input; bit 0	
V _{SS}	11	20	logic ground	
V _{LCD}	12	21	LCD supply voltage	
BP0, BP2, BP1, BP3	13 to 16	25 to 28	LCD backplane outputs	
S0 to S39	17 to 56	29 to 32, 34 to 47, 49 to 64, 2 to 7	LCD segment outputs	
n.c.	_	1, 8, 9, 22 to 24, 33 and 48	not connected	

PCF8576C

Universal LCD driver for low multiplex rates





Product specification

6 FUNCTIONAL DESCRIPTION

The PCF8576C is a versatile peripheral device designed to interface to any microprocessor/microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 40 segments. The display configurations possible with the PCF8576C depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1.

All of the display configurations given in Table 1 can be implemented in the typical system shown in Fig.4.

The host microprocessor/microcontroller maintains the 2-line l²C-bus communication channel with the PCF8576C. The internal oscillator is selected by tying OSC (pin 6) to V_{SS} (pin 11). The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies (V_{DD}, V_{SS} and V_{LCD}) and the LCD panel chosen for the application.

INDICATOR

SYMBOLS

20

8

14-SEGMENTS

ALPHANUMERIC

CHARACTERS

10

8

Table 1 Selection of display configurations

SEGMENTS

160


120

NUMBER OF

BACKPLANES

4

3



7-SEGMENTS NUMERIC

DIGITS

20

15

INDICATOR

SYMBOLS

20

15

PCF8576C

DOT MATRIX

160 dots (4×40)

120 dots (3×40)

PCF8576C

6.1 Power-on reset

At power-on the PCF8576C resets to a starting condition as follows:

- 1. All backplane outputs are set to V_{DD}.
- 2. All segment outputs are set to V_{DD}.
- 3. The drive mode '1 : 4 multiplex with $\frac{1}{3}$ bias' is selected.
- 4. Blinking is switched off.
- 5. Input and output bank selectors are reset (as defined in Table 5).
- 6. The I²C-bus interface is initialized.
- 7. The data pointer and the subaddress counter are cleared.

Data transfers on the l^2 C-bus should be avoided for 1 ms following power-on to allow completion of the reset action.

6.2 LCD bias generator

The full-scale LCD voltage (V_{op}) is obtained from $V_{DD} - V_{LCD}$. The LCD voltage may be temperature compensated externally through the V_{LCD} supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of the three series resistors connected between V_{DD} and V_{LCD}. The centre resistor can be switched out of the circuit to provide a $\frac{1}{2}$ bias voltage level for the 1 : 2 multiplex configuration.

6.3 LCD voltage selector

The LCD voltage selector co-ordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of $V_{op} = V_{DD} - V_{LCD}$ and the resulting discrimination ratios (D), are given in Table 2.

A practical value for V_{op} is determined by equating V_{off(rms)} with a defined LCD threshold voltage (V_{th}), typically when the LCD exhibits approximately 10 % contrast. In the static drive mode a suitable choice is V_{op} > 3V_{th} approximately.

Multiplex drive ratios of 1 : 3 and 1 : 4 with $\frac{1}{2}$ bias are possible but the discrimination and hence the contrast

ratios are smaller ($\sqrt{3}$ = 1.732 for 1 : 3 multiplex or

$$\frac{\sqrt{21}}{3}$$
 = 1.528 for 1 : 4 multiplex).

The advantage of these modes is a reduction of the LCD full-scale voltage V_{op} as follows:

1:3 multiplex (¹/₂bias):

$$V_{op} = \sqrt{6} \times V_{off(rms)} = 2.449 V_{off(rms)}$$

• 1 : 4 multiplex (1/2 bias):

$$V_{op} = \left\lfloor \frac{(4 \times \sqrt{3})}{3} \right\rfloor = 2.309 V_{off(rms)}$$

These compare with $V_{op} = 3 V_{off(rms)}$ when $\frac{1}{3}$ bias is used.

			-					
	LCD DRIVE MODE	NUMBER	OF	LCD BIAS	V _{off(rms)}	V _{on(rms)}	$D = \frac{V_{on(rms)}}{V_{off(rms)}}$	
		BACKPLANES	LEVELS	CONFIGURATION	V _{op}	V _{op}		
	static	1	2	static	0	1	∞	
	1:2	2	3	1/2	0.354	0.791	2.236	
	1:2	2	4	1/3	0.333	0.745	2.236	
	1:3	3	4	1/3	0.333	0.638	1.915	
[1:4	4	4	1/2	0.333	0 577	1 732	

 Table 2
 Preferred LCD drive modes: summary of characteristics

Philips Semiconductors

backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig.5.


Universal LCD driver for low multiplex rates

When two backplanes are provided in the LCD, the 1 : 2 multiplex mode applies. The PCF8576C allows use of $1_2^{}$ bias or $1_3^{}$ bias in this mode as shown in Figs 6 and 7.

When three backplanes are provided in the LCD, the 1 : 3 multiplex drive mode applies, as shown in Fig.8.

When four backplanes are provided in the LCD, the 1 : 4 multiplex drive mode applies, as shown in Fig.9.

PCF8576C



T_{frame}

(a) waveforms at driver

LCD segments

state 2

(off)

state 1

(on)

 v_{DD}

VLCD

V_{DD}

V_{LCD}

VLCD

Vop

С


-V_{op}


BP0


s_n


 S_{n+1}


state 1











6.5 Oscillator

6.5.1 INTERNAL CLOCK

The internal logic and the LCD drive signals of the PCF8576C are timed either by the built-in oscillator or from an external clock. When the internal oscillator is used, OSC (pin 6) should be connected to V_{SS} (pin 11). In this event, the output from CLK (pin 4) provides the clock signal for cascaded PCF8566s or PCF8576Cs in the system.

Note that the PCF8576C is backwards compatible with the PCF8576. Where resistor R_{osc} to V_{SS} is present, the internal oscillator is selected.

6.5.2 EXTERNAL CLOCK

The condition for external clock is made by tying OSC (pin 6) to V_{DD} ; CLK (pin 4) then becomes the external clock input.

The clock frequency (f_{clk}) determines the LCD frame frequency and the maximum rate for data reception from the l²C-bus. To allow l²C-bus transmissions at their maximum data rate of 100 kHz, f_{clk} should be chosen to be above 125 kHz.

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

6.6 Timing

The timing of the PCF8576C organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal <u>SYNC</u> maintains the correct timing relationship between the PCF8576Cs in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (see Table 3). The frame frequency is set by the MODE SET commands when internal clock is used, or by the frequency applied to pin 4 when external clock is used.

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the l^2 C-bus.

When a device is unable to digest a display data byte before the next one arrives, it holds the SCL line LOW until the first display data byte is stored. This slows down the transmission rate of the I²C-bus but no data loss occurs.

6.7 Display latch

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

6.8 Shift register

The shift register serves to transfer display information from the display RAM to the display latch while previous data is displayed.

6.9 Segment outputs

The LCD drive section includes 40 segment outputs S0 to S39 (pins 17 to 56) which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data resident in the display latch. When less than 40 segment outputs are required the unused segment outputs should be left open-circuit.

6.10 Backplane outputs

The LCD drive section includes four backplane outputs BP0 to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open-circuit. In the 1 : 3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1 : 2 multiplex drive mode BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

PCF8576C

6.11 Display RAM

The display RAM is a static 40×4 -bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the on state of the corresponding LCD segment; similarly, a logic 0 indicates the off state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 40 segments operated with respect to backplane BP0 (see Fig.10). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively.


When display data is transmitted to the PCF8576C the display bytes received are stored in the display RAM in accordance with the selected LCD drive mode. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in Fig.11; the RAM filling organization depicted applies equally to other LCD types.

With reference to Fig.11, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses.

In the 1 : 2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1 : 3 multiplex drive mode these bits are placed in bits 0, 1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1 : 4 multiplex drive mode the eight transmitted data bits are placed in bits 0, 1, 2 and 3 of two successive display RAM addresses.

Table 3	LCD frame frequencies
---------	-----------------------

PCF8576C MODE	FRAME FREQUENCY	NOMINAL FRAME FREQUENCY (Hz)
Normal mode	f _{clk} 2880	64
Power-saving mode	f _{clk} 480	64



PCF8576C

6.12 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig.11. The data pointer is automatically incremented in accordance with the chosen LCD configuration. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1 : 2 multiplex drive mode) or by two (1 : 4 multiplex drive mode).

6.13 Subaddress counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF8576C occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1 : 3 multiplex mode).

6.14 Output bank selector

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1 : 4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1, bit 2 and then bit 3. Similarly in 1 : 3 multiplex, bits 0, 1 and 2 are selected sequentially. In 1 : 2 multiplex, bits 0 and 1 are selected and, in the static mode, bit 0 is selected.

The PCF8576C includes a RAM bank switching feature in the static and 1 : 2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the 1 : 2 drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

6.15 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in 1 : 2 drive mode by using the BANK SELECT command. The input bank selector functions independent of the output bank selector.

PCF8576C

6.16 Blinker

The display blinking capabilities of the PCF8576C are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 4.

An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1 : 2 LCD drive modes and can be implemented without any communication overheads.

By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.

In the 1 : 3 and 1 : 4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit E at the required rate using the MODE SET command.

BLINKING MODE	NORMAL OPERATING MODE RATIO	POWER-SAVING MODE RATIO	NOMINAL BLINKING FREQUENCY
Off	_	—	blinking off
2 Hz	f _{clk} 92160	f _{clk} 15360	2 Hz
1 Hz	f _{clk} 184320	<u>f_{clk} 30720</u>	1 Hz
0.5 Hz	f _{clk} 368640	f _{clk} 61440	0.5 Hz

Table 4 Blinking frequencies

2004 Nov 22

_

19

transmitted display byte LCD segments LCD backplanes display RAM filling order drive mode а S_n + 2² n+2 n + 3 n+4 n+5 n+6 n+7 n + 1 n BP0 S_n + 3 S_n + 1 MSB LSB DP bit/ 0 с b f d S_n + 4 а g е q Sn ΒP c b a f g e d DP 1 х х х х х х х х static S_n + 7 S_ + 5 х 2 х х х х х х х Óр 3 х х х х х х х х d S_n + 6 BP0 s_n . а n+2 n + 3 n n + 1 1:2 S_n + 1 MSB LSB d bit/ 0 а f е ΒP b DP 1 g с g e c d DP a b f BP1 multiplex S_n + 2 2 х х х х 3 х х х х) dd S_ + 3 BP0 S_n + 1 n+2 n n + 1 S_n + 2 Sn 1:3 MSB LSB bit/ 0 b f а ΒP DP 1 d е b DP c a d g f e BP2 BP1 2 с g х multiplex 3 х х х ∩ dp s_n. n n + 1 а BP2 BP0 1:4 bit/ 0 а f MSB LSB ΒP 1 с е 2 b BP1 g multiplex a c b DP f e g d BP3 DP d 3 S_n + 1 () DP d $\langle \rangle$ MBE534 x = data bit unchanged. Fig.11 Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the I²C-bus.

Philips Semiconductors

Universal LCD driver for low multiplex rates

Product specification

PCF8576C

7 CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

7.1 Bit transfer (see Fig.12)

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.

7.2 START and STOP conditions (see Fig.13)

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).

7.3 System configuration (see Fig.14)

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.

7.4 Acknowledge (see Fig.15)

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

7.5 PCF8576C I²C-bus controller

The PCF8576C acts as an I²C-bus slave receiver. It does not initiate I²C-bus transfers or transmit data to an I²C-bus master receiver. The only data output from the PCF8576C are the acknowledge signals of the selected devices. Device selection depends on the I²C-bus slave address, on the transferred command data and on the hardware subaddress.

In single device application, the hardware subaddress inputs A0, A1 and A2 are normally tied to V_{SS} which defines the hardware subaddress 0. In multiple device applications A0, A1 and A2 are tied to V_{SS} or V_{DD} in accordance with a binary coding scheme such that no two devices with a common l²C-bus slave address have the same hardware subaddress.

In the power-saving mode it is possible that the PCF8576C is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8576C forces the SCL line LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the I²C-bus and serves to slow down fast transmitters. Data loss does not occur.

7.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

7.7 I²C-bus protocol

Two I²C-bus slave addresses (0111000 and 0111001) are reserved for the PCF8576C. The least significant bit of the slave address that a PCF8576C will respond to is defined by the level tied at its input SA0 (pin 10). Therefore, two types of PCF8576C can be distinguished on the same I²C-bus which allows:

- 1. Up to 16 PCF8576Cs on the same I²C-bus for very large LCD applications.
- The use of two types of LCD multiplex on the same l²C-bus.

The I²C-bus protocol is shown in Fig.16. The sequence is initiated with a START condition (S) from the I²C-bus master which is followed by one of the two PCF8675C slave addresses available. All PCF8576Cs with the corresponding SA0 level acknowledge in parallel with the slave address but all PCF8576Cs with the alternative SA0 level ignore the whole I²C-bus transfer.

PCF8576C

After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8576Cs.


The last command byte is tagged with a cleared most significant bit, the continuation bit C. The command bytes are also acknowledged by all addressed PCF8576Cs on the bus.


After the last command byte, a series of display data bytes (n) may follow. These display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data is directed to the intended PCF8576C device. The acknowledgement after each byte is made only by the (A0, A1 and A2) addressed PCF8576C. After the last display byte, the I²C-bus master issues a STOP condition (P).

7.8 Command decoder

The command decoder identifies command bytes that arrive on the I²C-bus. All available commands carry a continuation bit C in their most significant bit position (Fig.17). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If this bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.


The five commands available to the PCF8576C are defined in Table 5.








PCF8576C

Universal LCD driver for low multiplex rates









PCF8576C

COMMAND				OPC	ODE				OPTIONS	DESCRIPTION
MODE SET	С	1	0	LP	Е	В	M1	M0	Table 6	Defines LCD drive mode.
									Table 7	Defines LCD bias configuration.
									Table 8	Defines display status. The possibility to disable the display allows implementation of blinking under external control.
									Table 9	Defines power dissipation mode.
LOAD DATA POINTER	С	0	P5	P4	P3	P2	P1	P0	Table 10	Six bits of immediate data, bits P5 to P0, are transferred to the data pointer to define one of forty display RAM addresses.
DEVICE SELECT	С	1	1	0	0	A2	A1	A0	Table 11	Three bits of immediate data, bits A0 to A3, are transferred to the subaddress counter to define one of eight hardware subaddresses.
BANK SELECT	С	1	1	1	1	0	I	0	Table 12	Defines input bank selection (storage of arriving display data).
									Table 13	Defines output bank selection (retrieval of LCD display data).
										The BANK SELECT command has no effect in 1 : 3 and 1 : 4 multiplex drive modes.
BLINK	С	1	1	1	0	А	BF1	BF0	Table 14	Defines the blinking frequency.
									Table 15	Selects the blinking mode; normal operation with frequency set by BF1, BF0 or blinking by alternation of display RAM banks. Alternation blinking does not apply in 1 : 3 and 1 : 4 multiplex drive modes.

 Table 5
 Definition of PCF8576C commands

Table 6 Mode set option 1

LCD	DRIVE MODE	BITS		
DRIVE MODE	BACKPLANE	M1	MO	
Static	1 BP	0	1	
1:2	MUX (2 BP)	1	0	
1:3	MUX (3 BP)	1	1	
1:4	MUX (4 BP)	0	0	

Table 7Mode set option 2

LCD BIAS	BIT B
¹∕₃bias	0
¹ / ₂ bias	1

Table 8Mode set option 3

DISPLAY STATUS	BIT E
Disabled (blank)	0
Enabled	1

Table 9Mode set option 4

MODE	BIT LP
Normal mode	0
Power-saving mode	1

Table 10 Load data pointer option 1

DESCRIPTION			Bľ	TS		
6 bit binary value of 0 to 39	P5	P4	P3	P2	P1	P0

PCF8576C

Table 11 Device select option 1

DESCRIPTION		BITS	
3 bit binary value of 0 to 7	A0	A1	A2

Table 12 Bank select option 1	Table	12	Bank	select	option	1
---------------------------------------	-------	----	------	--------	--------	---

STATIC	1 : 2 MUX	BIT I
RAM bit 0	RAM bits 0 and 1	0
RAM bit 2	RAM bits 2 and 3	1

 Table 13
 Bank select option 2

STATIC	1 : 2 MUX	BIT O
RAM bit 0	RAM bits 0 and 1	0
RAM bit 2	RAM bits 2 and 3	1

Table 14 Blink option 1

BLINK FREQUENCY	BITS		
	BF1	BF0	
Off	0	0	
2 Hz	0	1	
1 Hz	1	0	
0.5 Hz	1	1	

Table 15 Blink option 2	Table	15	Blink	option 2
---------------------------------	-------	----	-------	----------

BLINK MODE	BIT A
Normal blinking	0
Alternation blinking	1

7.9 Display controller


The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8576C and co-ordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order.


7.10 Cascaded operation

In large display configurations, up to 16 PCF8576Cs can be distinguished on the same I²C-bus by using the 3-bit hardware subaddress (A0, A1 and A2) and the programmable I²C-bus slave address (SA0). When cascaded PCF8576Cs are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8576Cs of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (Fig.18).

The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8576Cs. This synchronization is guaranteed after the power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8576Cs with differing SA0 levels are cascaded). SYNC is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCF8576C asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8675C to assert SYNC. The timing relationship between the backplane waveforms and the SYNC signal for the various drive modes of the PCF8576C are shown in Fig.19.

For single plane wiring of packaged PCF8576Cs and chip-on-glass cascading, see Chapter "Application information".





PCF8576C

8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage	-0.5	+8.0	V
V _{LCD}	LCD supply voltage	V _{DD} - 8.0	V _{DD}	V
V _{I1}	input voltage CLK, SYNC, SA0, OSC, A0 to A2	$V_{SS} - 0.5$	V _{DD} + 0.5	V
V _{I2}	input voltage SDA, SCL	$V_{SS} - 0.5$	+8.0	V
Vo	output voltage S0 to S39, BP0 to BP3	$V_{LCD} - 0.5$	V _{DD} + 0.5	V
l _l	DC input current	-20	+20	mA
I _O	DC output current	-25	+25	mA
I _{DD} , I _{SS} , I _{LCD}	V _{DD} , V _{SS} or V _{LCD} current	-50	+50	mA
P _{tot}	total power dissipation	-	400	mW
Po	power dissipation per output	-	100	mW
T _{stg}	storage temperature	-65	+150	°C

9 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

PCF8576C

10 DC CHARACTERISTICS

 V_{DD} = 2 V to 6 V; V_{SS} = 0 V; V_{LCD} = V_{DD} – 2 V to V_{DD} – 6 V; T_{amb} = –40 °C to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies		I	1	1	1	
V _{DD}	supply voltage		2	-	6	V
V _{LCD}	LCD supply voltage	note 1	V _{DD} – 6	_	V _{DD} – 2	V
I _{DD}	supply current	note 2				
	normal mode	f _{clk} = 200 kHz	_	_	120	μA
	power-saving mode	$ f_{clk} = 35 \text{ kHz}; \\ V_{DD} = 3.5 \text{ V}; \text{V}_{LCD} = 0 \text{ V}; \\ A0, \text{ A1 and A2 tied to V}_{SS} $	_	-	60	μA
Logic						
V _{IL}	LOW-level input voltage SDA, SCL, CLK, SYNC, SA0, OSC, A0 to A2		V _{SS}	-	0.3V _{DD}	V
V _{IH1}	HIGH-level input voltage CLK, SYNC, SA0, OSC, A0 to A2		0.7V _{DD}	-	V _{DD}	V
V _{IH2}	HIGH-level input voltage SDA, SCL		0.7V _{DD}	_	6.0	V
V _{OL}	LOW-level output voltage	I _{OL} = 0 mA	_	-	0.05	V
V _{OH}	HIGH-level output voltage	I _{OH} = 0 mA	V _{DD} – 0.05	-	_	V
I _{OL1}	LOW-level output current CLK, SYNC	V _{OL} = 1 V; V _{DD} = 5 V	1	-	_	mA
I _{OH1}	HIGH-level output current CLK	V _{OH} = 4 V; V _{DD} = 5 V	-1	-	_	mA
I _{OL2}	LOW-level output current SDA, SCL	V _{OL} = 0.4 V; V _{DD} = 5 V	3	_	-	mA
I _{L1}	leakage current SA0, A0 to A2, CLK, SDA and SCL	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
I _{L2}	leakage current OSC	$V_{I} = V_{DD}$	-1	-	+1	μA
I _{pd}	A0, A1, A2 and OSC pull-down current	V _I = 1 V; V _{DD} = 5 V	15	50	150	μA
R _{SYNC}	pull-up resistor (SYNC)		20	50	150	kΩ
V _{POR}	power-on reset voltage level	note 3	_	1.0	1.6	V
t _{SW}	tolerable spike width on bus		_	-	100	ns
CI	input capacitance	note 4	_	_	7	pF
LCD outp	uts					
V _{BP}	DC voltage component BP0 to BP3	C _{BP} = 35 nF	-20	_	+20	mV
Vs	DC voltage component S0 to S39	C _S = 5 nF	-20	-	+20	mV
R _{BP}	output resistance BP0 to BP3	note 5; $V_{LCD} = V_{DD} - 5 V$	_	-	5	kΩ
R _S	output resistance S0 to S39	note 5; $V_{LCD} = V_{DD} - 5 V$	_	_	7.5	kΩ

Notes

- 1. $V_{LCD} \leq V_{DD} 3 \text{ V for } \frac{1}{3} \text{bias.}$
- 2. LCD outputs are open-circuit; inputs at V_{SS} or V_{DD} ; external clock with 50 % duty factor; I²C-bus inactive.
- 3. Resets all logic when $V_{DD} < V_{POR}$.
- 4. Periodically sampled, not 100 % tested.
- 5. Outputs measured one at a time.

PCF8576C


11 AC CHARACTERISTICS


 V_{DD} = 2 V to 6 V; V_{SS} = 0 V; V_{LCD} = V_{DD} – 2 V to V_{DD} – 6 V; T_{amb} = –40 °C to + 85 °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{clk}	oscillator frequency					
	normal mode	V _{DD} = 5 V; note 1	125	200	315	kHz
	power-saving mode	V _{DD} = 3.5 V	21	31	48	kHz
t _{clkH}	CLK HIGH time		1	-	-	μs
t _{clkL}	CLK LOW time		1	-	-	μs
t _{PSYNC}	SYNC propagation delay time		-	-	400	ns
t _{SYNCL}	SYNC LOW time		1	-	-	μs
t _{PLCD}	driver delays with test loads	$V_{LCD} = V_{DD} - 5 V$	_	-	30	μs
Timing ch	aracteristics: I ² C-bus; note 2		•	•		
t _{BUF}	bus free time		4.7	-	-	μs
t _{HD;STA}	START condition hold time		4.0	-	-	μs
t _{SU;STA}	set-up time for a repeated START condition		4.7	-	_	μs
t _{LOW}	SCL LOW time		4.7	-	-	μs
t _{HIGH}	SCL HIGH time		4.0	-	-	μs
t _r	SCL and SDA rise time		-	-	1	μs
t _f	SCL and SDA fall time		_	-	0.3	μs
C _B	capacitive bus line load		_	-	400	pF
t _{SU;DAT}	data set-up time		250	_	_	ns
t _{HD;DAT}	data hold time		0	_	_	ns
t _{su;sтo}	set-up time for STOP condition		4.0	-	_	μs

Notes

- 1. At f_{clk} < 125 kHz, I²C-bus maximum transmission speed is derated.
- 2. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .







MBE530 MBE529 50 50 -I_{SS} ^{- I}LCD (µA) (µA) normal 40 mode 40 30 30 20 20 power-saving mode 10 10 0 · 0 0 100 0 f frame (Hz) 200 100 f_{frame}(Hz) 200 V_{DD} = 5 V; V_{LCD} = 0 V; T_{amb} = 25 °C. V_{DD} = 5 V; V_{LCD} = 0 V; T_{amb} = 25 °C. Fig.23 –I_{SS} as a function of f_{frame}. Fig.24 $-I_{LCD}$ as a function of f_{frame} . MBE528 - 1 MBE527 - 1 50 50 ISS LCD (µA) (µA) normal mode 40 40 f_{clk}= 200 kHz 85⁰C 30 30 25°C 20 20 power-saving mode f_{clk} = 35 kHz -40°C 10 10 0 0 0 5 10 0 5 10 $V_{DD}(V)$ $V_{DD}(V)$ V_{LCD} = 0 V; external clock; T_{amb} = 25 °C. V_{LCD} = 0 V; external clock; f_{clk} = nominal frequency. Fig.25 I_{SS} as a function of V_{DD} . Fig.26 I_{LCD} as a function of V_{DD} .

11.1 Typical supply current characteristics


MBE526 MBE532 - 1 2.5 10 Rs R_{O(max)} (kΩ) R_{O(max)} (kΩ) 2.0 RS 1.5 1 RBP RBP 1.0 0.5 0 -40 10⁻¹ T_{amb}(°C)¹²⁰ 0 40 80 0 3 6 V_{DD} (V) V_{LCD} = 0 V; T_{amb} = 25 °C. $V_{DD} = 5 \text{ V}; \text{ } V_{LCD} = 0 \text{ V}.$ Fig.27 $R_{O(max)}$ as a function of V_{DD}. Fig.28 $R_{O(max)}$ as a function of T_{amb} .

11.2 Typical characteristics of LCD outputs

Philips Semiconductors

Universal LCD driver for low multiplex rates

PCF8576C



2004 Nov 22

_

34

Product specification

PCF8576C

12.1 Chip-on-glass cascadability in single plane

In chip-on-glass technology, where driver devices are bonded directly onto glass of the LCD, it is important that the devices may be cascaded without the crossing of conductors, but the paths of conductors can be continued on the glass under the chip. All of this is facilitated by the PCF8576C bonding pad layout (Fig.30). Pads needing bus interconnection between all PCF8576Cs of the cascade are V_{DD}, V_{SS}, V_{LCD}, CLK, SCL, SDA and SYNC. These lines may be led to the corresponding pads of the next PCF8576C through the wide opening between V_{LCD} pad and the backplane output pads. The only bus line that does not require a second opening to lead through to the next PCF8576C is V_{LCD} , being the cascade centre. The placing of V_{LCD} adjacent to V_{SS} allows the two supplies to be tied together.

When an external clocking source is to be used, OSC of all devices should be tied to V_{DD} . The pads OSC, A0, A1, A2 and SA0 have been placed between V_{SS} and V_{DD} to facilitate wiring of oscillator, hardware subaddress and slave address.

13 BONDING PAD INFORMATION




Table 16 Bonding pad locations (dimensions in μm)
All x and y coordinates are referenced to the centre of the
chip (see Fig.30).

SYMBOL	PAD	COORDINATES	
STNIBUL	FAD	x	У
SDA 1		-74	-1380
SCL 2		148	-1380
SYNC	3	355	-1380
CLK	4	534	-1380
V _{DD}	5	742	-1380
OSC	6	913	-1380
A0	7	1087	-1380
A1	8	1290	-1284
A2	9	1290	-1116
SA0	10	1290	-945
V _{SS}	11	1290	-751
V _{LCD}	12	1290	-485
BP0	13	1290	125
BP2	14	1290	285
BP1	15	1290	458
BP3	16	1290	618
S0	17	1290	791
S1	18	1290	951
S2	19	1290	1124
S3	20	1290	1284
S4	21	1074	1 380
S5	22	914	1 380
S6	23	741	1 380
S7	24	581	1 380
S8	25	408	1 380
S9	26	248	1 380
S10	27	75	1 380
S11	28	-85	1 380
S12	29	-258	1 380
S13	30	-418	1 380
S14	31	-591	1380
S15	32	-751	1 380

SYMBOL	PAD	COORDINATES	
		x	У
S16	33	-924	1380
S17	34	-1084	1380
S18	35	-1290	1243
S19	36	-1290	1083
S20	37	-1290	910
S21	38	-1290	750
S22	39	-1290	577
S23	40	-1290	417
S24	41 –1290		244
S25	42	-1290	84
S26	43	-1290	-89
S27	44	-1290	-249
S28	45	-1290	-422
S29	46	-1290	-582
S30	47	-1290	-755
S31	48	-1290	-915
S32	49	-1290	-1088
S33	50	-1290	-1248
S34	51	-1083	-1380
S35	52	-923	-1380
S36	53	-750	-1380
S37	54	-590	-1380
S38	55	-417	-1380
S39	56	-257	-1380
Alignment marks			
C1	_	-1290	1385
C2	_	-1295	-1385
F	_	1305	-1405

 Table 17
 Bonding pad dimensions

DESCRIPTION	DIMENSIONS
Pad pitch	160 μm
Pad size, aluminium	110 $\mu m \times$ 110 μm
Gold bump dimensions	94 μ m $ imes$ 94 μ m $ imes$ 17.5 μ m
Gold bump tolerance	± 5 μm

Product specification

14 TRAY INFORMATION: PCF8576CU and PCF8576CU/2

G C |-**∢**A≁ ≜ H ¥ ١ -1,1 + x,1 2,1 D 4 1,2 + Å B ♥ + x,y 1,y 4 A Α F κ M J 6 MGW016 SECTION A-A For dimensions see Table 18. Fig.31 Tray details.






Table 18 Tray dimensions (see Fig.31)

SYMBOL	DESCRIPTION	VALUE	
А	pocket pitch; x direction	5.59 mm	
В	pocket pitch; y direction	6.35 mm	
С	pocket width; x direction	3.22 mm	
D	pocket width; y direction	3.50 mm	
Е	tray width; x direction	50.67 mm	
F	tray width; y direction	50.67 mm	
G	cut corner to pocket 1,1 centre	5.78 mm	
Н	cut corner to pocket 1,1 centre	6.29 mm	
J	tray thickness	3.94 mm	
К	tray cross section 1.76		
L	tray cross section	2.46 mm	
М	pocket depth	0.89 mm	
х	number of pockets; x direction 8		
у	number of pockets; y direction 7		

15 PACKAGE OUTLINES






SOT190-1

PCF8576C

97-08-11

03-02-19

SOT190-1



PCF8576C

16 SOLDERING

16.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

16.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
 - for packages with a thickness \geq 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

16.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

16.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 $^\circ C$ and 320 $^\circ C.$

PCF8576C

16.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW ⁽²⁾	
BGA, HTSSONT ⁽³⁾ , LBGA, LFBGA, SQFP, SSOPT ⁽³⁾ , TFBGA, VFBGA, XSON	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽⁴⁾	suitable	
PLCC ⁽⁵⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽⁵⁾⁽⁶⁾	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁷⁾	suitable	
CWQCCNL ⁽⁸⁾ , PMFP ⁽⁹⁾ , WQCCNL ⁽⁸⁾	not suitable	not suitable	

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- 8. Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- 9. Hot bar soldering or manual soldering is suitable for PMFP packages.

PCF8576C

17 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

18 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

19 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

PCF8576C

20 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R15/08/pp44

Date of release: 2004 Nov 22

Document order number: 9397 750 13694

SCA76

Let's make things better.





Philips Semiconductors